RISC design principles how it helps in pipelining ---------------------- -------------------------- fewer operations simpler implementation, faster clock simpler operations CPI near to 1 fixed instruction length finding and fetching next instruction load/store architecture at most one memory operation per inst. simple addressing modes no indirect addressing simple instruction formats ease of decoding fixed-field instruction formats overlap register fetch with decode explicit specification of easy comparison for data dependencies resources one result per instruction one write port on register file