1. Consider the MIPS “and” instruction as implemented on the datapath above (Figure 4.2 from textbook):

\[
\text{and } R3, R1, R2 \quad // \quad \text{Reg}[3] \leftarrow \text{Reg}[1] \& \text{Reg}[2]
\]

Circle the correct value 0 or 1 for the control signals (a-d) and circle whether each of the three muxes (e-g) selects its upper input, lower input, or don't care. For the ALU operation (h) circle one of the function names. (The Zero condition signal will be assumed to be 0.) (24 pts.)

(a) Branch = 0 1 (b) MemRead = 0 1 (c) MemWrite = 0 1 (d) RegWrite = 0 1
(e) Mux1 (upper left; output to PC) (f) Mux2 (upper middle; output to Data port of Regs) (g) Mux3 (lower middle; output to bottom leg of ALU) (h) ALU operation

2. Consider the MIPS “sw” instruction as implemented on the datapath above (Figure 4.2 from textbook):

\[
\text{sw } R5, 8(R4) \quad // \quad \text{Memory}[\text{Reg}[4] + 8 ] \leftarrow \text{Reg}[5]
\]

Circle the correct value 0 or 1 for the control signals (a-d) and circle whether each of the three muxes (e-g) selects its upper input, lower input, or don't care. For the ALU operation (h) circle one of the function names. (The Zero condition signal will be assumed to be 0.) (24 pts.)

(a) Branch = 0 1 (b) MemRead = 0 1 (c) MemWrite = 0 1 (d) RegWrite = 0 1
(e) Mux1 (upper left; output to PC) (f) Mux2 (upper middle; output to Data port of Regs) (g) Mux3 (lower middle; output to bottom leg of ALU) (h) ALU operation

3. Consider the following datapath. (Assume all registers are edge-triggered and thus immune from races.)
Control signal identifiers are given for the in and out control points of the registers. Additional control signals include memory signals Mem, R (read), W (write), and 3-bit ALU function field F.

Complete the step-by-step RTL and the control signal sequence to fetch and execute an increment memory instruction “incr A”. Assume that the instruction is composed of two memory words: a one-word opcode followed by a one-word address. Assume also that the address of the instruction is in the PC, and that the memory is word-addressable. The actions of the instruction are memory[A] <- memory[A] + 1, for the memory address A given in the second word of the instruction. (16 pts.)

// fetch opcode and place in IR
MAR <- PC
PC <- PC + 1
MBR <- memory[MAR]
IR <- MBR

// control signals
5 (A=PC), F=001 (C=A), 10 (MAR=C)
5 (A=PC), F=010 (C=A+1), 11 (PC=C)

Mem/R

// fetch operand address and place in MAR
MAR <- PC
PC <- PC + 1
MBR <- memory[MAR]
MAR <- MBR

// control signals
5 (A=PC), F=001 (C=A), 10 (MAR=C)
5 (A=PC), F=010 (C=A+1), 11 (PC=C)

Mem/R

1 (A=MBR), F=001 (C=A), 13 (IR=C)

4. Using the datapath and control signals for the class example (people.cs.clemson.edu/~mark/uprog.html), show the step-by-step RTL and the corresponding control signal sequence needed to implement a jump to subroutine instruction and a return instruction (i.e., indirect jump). The first word in the subroutine holds the return address. (36 pts.)

jsub -- mem[addr] <- updated pc; pc <- addr + increment // assume pcincr signal provides increment
jmpi -- pc <- mem[addr]

Use of these instructions in assembly code would look like:

start:
  load a
  jsub subr
  store c
  halt
subr:
  .word 0 // reserved for return address
  sub b
  jmp subr