

Discussions re 5/360 version of ACS vs ACS

5490

G. Lindahl, J. Earle

March 18, 1968

position - unusual approach

study of circ. counts: 5 level cycle
OS 360 code performance.

8ms machine cycle.

(NS5 cycle has also been change)

In theory as well as in practice \$/360 arch is faster

ACS 7 level
present 12.5ms cycle

ACS can be done either:

EAT (CPU 265K cpts)
7 levels
present design

or LEAN (CPU ~180K cpts)
6 levels
are possible?

AEC 360
LEAN (CPU 90K)
5 levels

[3x the circuitry]
size and
cable lengths
also contribute

(1) binary preshift
& binary postnorm
limit them to 6

1x the

physical size goes
~ $\sqrt{3}$ in cpts

(2) too many functions

~ $\sqrt{3} \approx 1.73x$ longer
wires in ACS

(3) too many registers (30% more)
fan-out to shift
fan-out to fix units

$\frac{1}{3}$ of 8ms in in wire length

to cycle
(7D machine not)

$\frac{3}{5} = 1.6$

$\frac{1.6}{3} = .533$

$.533 \times 1.732 = .866$

866	546
	906
	1067
	1987
	x7

NOT \Rightarrow 13.709 ms
expected
not 12.5ms

the big picture

cost is 20% in
(perf. +40% hardware
5 to 6 cycles)

cost is 40%

$56\% = \frac{12.5}{8}$ cycle

what does architecture buy back?
maybe 10%

performance cost ratio is 4:1

E. Block a resource-allocation question for SDD

Hardware solns to branch & skip are better than software solns
for short loops or "tree" code.

can fetch ahead about 2 branches
in instr ahead of instr "EVIT" units.


CASE

eg 3500 ns for 180 instr or 360
~ 9000 ns for 240 ACS

fewer instrs

EXITS +
lack of RX
raise the total


ACS count branch should more than one



Instruction/branch
is 20, 61, 70

ACS 160 MIPS means
~ 2 instr/cycle average

α is



32 bit is faster (than 48-64)
cost of hardware
clock cycle

Scientific Job Shop
measurements of M. Drummond.

32-bits	70%	utilization	80%
64	30%		20
		(aver 4/bits)	From both ways

More in memory gives big saving
in speed

#10

Rec to binary conversion not in ACS
other instrs are less.

~ 5% of time is spent in this in assembly
prog counts, addresses + compile

} One 91 order was
} lost because

can ACS really go to 6 cycle?

engrs. say they can't.

{ 2 possible new programming systems.

{ AEC can use old OS but not limited to it.

Architecture AEC + ACS is main decision

ACS spent their money on extra costs

① Channel arguments were expensive.

not limited to using Mod 91

Bits of I/O ~ 1 bit per instr executed

- Bandwidth argument

Example

kernel: 412.5 ns to do a loop

$$\frac{412.5}{288}$$

$$1.415$$

$$\frac{1.415}{288} = 4.91\% \text{ factor}$$


would predict 56.2% faster just on cycle time

so ^{ACS} architecture buys ~ 9%

{ three address with buys ~ 5%

{ more registers buys ~ 5%

AEC 2.5x better than ACS on "dirty" code
1.4x better on best case



~~cycle time~~

In Theory ACS lean can do no better than 90% of 360
In practice it can be much

~~to do better~~

to do better they would have to throw out

- (1) prepare to branch
- (2) 48 bit word
- (3) extra registers.
- (4) binary fl. point
put in RX etc.

Then what is the difference??

from 360 after all these changes.

Any actual mix of pure execution problem

AEC 43% faster

1/3 of adds were double in the sample

{32
RX exponent ← a
per
time
diff.

Execution time AEC 43% faster (rather than 56%)
so architecture was only ~9% gain

OS: (1) can run with change in OS as is

(2) improved OS? 2 categories

(a) optimizing compiler --- much is machine indep., -- hardware
compiler must do extra register allocation on ACS branch optimizing

(b) "nucleus concept for OS" -- can work on 360 as well.
also machine indep.

more of the above depends on 2 instr counters, etc...

Peak execution capability of AEC is higher than ACS, but neither have missing

ACS 480 MIPS
AEC 570 MIPS

In principle ACS is small step backward
 practice: large " "
 In terms of Mbit in enormous step backward

Base Registers? (1) not apparent problem in executed code
 (2) doesn't make up
 (3) can be eliminated if necessary

"keep by pass"
 is good hardware

of 19 SLT boards in Mod 91 15 are in repair.

ACS: 12 bit approx 48 bit word
 ACC: 8 bit 32 word

ACS register alone is 50%

(1) ACS (2) ACS + 360 (3) 360 only ?

only if
 This is
 dead end
 +
 (we couldn't
 get money
 back)
 not reasonable
 argument

acs date
 not have
 enough to
 offer to make
 up for its
 loss.

short extension
 of product
 line...

(This machine
 can be NS as
 easily as 360)

no advantage to other architectures
 unless there is a

What will be the "measuring stick" for machines in the '70's

Summary: In principle: AEC360 is { Perf. 1.1 x ACS
cost 0.7 x ACS

In practice as a 360 is { Perf 1.4 to 3 x ACS
Cost 0.35 x ACS

In Market Place:

AEC 360
~ 20 x Mod 85
{ 3x from the technology alone


2 jumps ahead of anyone here accomplished in the past

AEC 360 can go ACS cost
can fulfill
can be profitable

actual job mixes ~ 2:1 in favor of 360

Market Place:

No. of customers



— at a given point in time
--- at later time

CPU ~ 1/4 system price

Mod 85
Mod 91
CPU price CPU perf low cost perf leader
No. \$ in computing budgets

In
diesel cost & tooling costs.
~~costs~~ increases cost & limits the market.
"cost spiral"

2 limits of "land" lower: CPU price upper: CPU perf


but now one can't afford sufficient I/O and memory to support max performance

The CPU is not the limit now

AEC 360 is in cost ball park of 85, carrying

customers can grow
max perf limits needed } most up to date of the main perf
I/O
we are safe up to this point

{ MS5 is very narrow in space and time



Don't know P. to ...

to see the life expectancy

32 - 64 - what about 128 ?

5 levels 8, n2

70% 32 ft 30% 64 ft ?

80 20%

50 50 ?

April 2, 1968

G. Umdahl

Q: Relative speeds on Floating Point Runtimes?

A.	<u>rel</u>	32 bit operands	- 100
	"	64	- 15% speed degradation
	"	128 (ea'85)	- 50% speed degradation in <u>adder</u>
			- 75% for <u>multiplier</u>

if one has a mixture eg. 30% 64bit 70% 32 bit
 the degradation will be 0 to -5% degradation on 64